SN74AHCT573PWR

Texas Instruments
595-SN74AHCT573PWR
SN74AHCT573PWR

Mfr.:

Description:
Latches Tri-St Octal D-Type A 595-SN74AHCT573PW A 595-SN74AHCT573PW

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 2.594

Stock:
2.594 Can Dispatch Immediately
Factory Lead Time:
6 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
-,-- kr.
Ext. Price:
-,-- kr.
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 2000)

Pricing (DKK)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™
4,24 kr. 4,24 kr.
3,00 kr. 30,00 kr.
2,69 kr. 67,25 kr.
2,36 kr. 236,00 kr.
2,19 kr. 547,50 kr.
2,09 kr. 1.045,00 kr.
2,05 kr. 2.050,00 kr.
Full Reel (Order in multiples of 2000)
2,04 kr. 4.080,00 kr.
1,86 kr. 7.440,00 kr.
† A MouseReel™ fee of 47,00 kr. will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable.

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Latches
RoHS:  
True
AHCT
8 Circuit
1 Line
TSSOP-20
Non-Inverting
8 ns
4 uA
32 mA
- 8 mA
4.5 V
5.5 V
- 40 C
+ 125 C
Reel
Cut Tape
MouseReel
Brand: Texas Instruments
Country of Assembly: MY
Country of Diffusion: US
Country of Origin: MY
Mounting Style: SMD/SMT
Number of Channels: 8 Channel
Number of Input Lines: 3 Line
Product Type: Latches
Series: SN74AHCT573
Factory Pack Quantity: 2000
Subcategory: Logic ICs
Unit Weight: 77 mg
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

TARIC:
8542319000
CNHTS:
8542399000
CAHTS:
8542390000
USHTS:
8542390090
JPHTS:
8542390990
MXHTS:
8542310399
ECCN:
EAR99

SN74AHCT573 Octal Transparent D-Type Latches

Texas Instruments SN74AHCT573 Octal Transparent D-Type Latches that include inputs that are TTL-voltage compatible. The Q outputs follow the data (D) inputs when the latch-enable (LE) input is high. The Q outputs are latched at the logic levels of the D inputs when LE is low.