CD74ACT164E

Texas Instruments
595-CD74ACT164E
CD74ACT164E

Mfr.:

Description:
Counter Shift Registers 8-Bit Srl-In Prl-Out

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

Availability

Stock:
Non-Stocked
Factory Lead Time:
12 Weeks Estimated factory production time.
Minimum: 1   Multiples: 1
Unit Price:
-,-- kr.
Ext. Price:
-,-- kr.
Est. Tariff:

Pricing (DKK)

Qty. Unit Price
Ext. Price
11,26 kr. 11,26 kr.
8,28 kr. 82,80 kr.
7,53 kr. 188,25 kr.
6,67 kr. 667,00 kr.
6,30 kr. 1.575,00 kr.
6,26 kr. 3.130,00 kr.
5,86 kr. 5.860,00 kr.
5,66 kr. 14.150,00 kr.
5,54 kr. 27.700,00 kr.

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Counter Shift Registers
RoHS:  
Serial to Parallel
1 Circuit
8 bit
PDIP-14
74ACT
CMOS
2
14.9 ns
500 mV
6 V
- 55 C
+ 125 C
Tube
Brand: Texas Instruments
Function: 8 Bit Serial In Parallel Out
Mounting Style: SMD/SMT
Number of Output Lines: 8
Operating Supply Voltage: 500 mV to 6 V
Product Type: Counter Shift Registers
Series: CD74ACT164
Factory Pack Quantity: 25
Subcategory: Logic ICs
Unit Weight: 1 g
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

Compliance Codes
TARIC:
8542319000
CNHTS:
8542399000
CAHTS:
8542390000
USHTS:
8542390090
JPHTS:
8542390990
MXHTS:
8542310399
ECCN:
EAR99
Origin Classifications
Country of Origin:
Malaysia
Assembly Country of Origin:
Not available
Country of Diffusion:
Not available
The country is subject to change at the time of shipment.

CD74AC164/CD74ACT164 8-Bit SIPO Shift Registers

Texas Instruments CD74AC164/CD74ACT164 8-Bit SIPO Shift Registers have two serial inputs (A and B) connected through an AND gate and an asynchronous clear (CLR). The device requires a high signal on both A and B to set the input data line high; a low signal on either will set the input data line low. Data at A and B can be changed while CLK is high or low, provided the minimum set-up time requirements are met.