M2GL025T-1FCSG325I

Microchip Technology
494-GL025T1FCSG325I
M2GL025T-1FCSG325I

Mfr.:

Description:
FPGA - Field Programmable Gate Array IGLOO2 Low Density FPGA, 27.6KLEs

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.
This product may require additional documentation to export from the United States.

Availability

Stock:
Non-Stocked
Factory Lead Time:
14 Weeks Estimated factory production time.
Minimum: 176   Multiples: 176
Unit Price:
-,-- kr.
Ext. Price:
-,-- kr.
Est. Tariff:
This Product Ships FREE

Pricing (DKK)

Qty. Unit Price
Ext. Price
441,86 kr. 77.767,36 kr.

Product Attribute Attribute Value Select Attribute
Microchip
Product Category: FPGA - Field Programmable Gate Array
Delivery Restrictions:
 This product may require additional documentation to export from the United States.
RoHS:  
M2GL025T
27696 LE
0 bit
180 I/O
1.2 V
1.2 V
- 40 C
+ 100 C
2 Transceiver
SMD/SMT
TFBGA-325
Tray
Brand: Microchip Technology
Moisture Sensitive: Yes
Operating Supply Voltage: 1.2 V
Product Type: SoC FPGA
Factory Pack Quantity: 176
Subcategory: Programmable Logic ICs
Tradename: IGLOO2
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

TARIC:
8542399000
CNHTS:
8542319000
CAHTS:
8542390000
USHTS:
8542310060
JPHTS:
854239099
MXHTS:
8542399901
ECCN:
3A001.a.7.a

IGLOO2 FPGAs

Microsemi's IGLOO®2 FPGAs offer best-in-class feature integration coupled with the lowest power, highest reliability and most advanced security in the industry. The device's high level of integration provides the lowest total system cost versus competitive FPGAs while improving reliability, significantly reducing power and providing unparalleled security. They provide a 4-input look-up table (LUT) based fabric, 5G transceivers, high-speed general purpose I/O (GPIO), block RAM and digital signal processing (DSP) blocks in a differentiated, cost- and power-optimized architecture.
Learn More